Prototyping Systems using FPGA Event

Prototyping Systems using FPGA Event

May 21, 2025

The “Prototyping Systems Using FPGA” event held on Wednesday, 21 May 2025, at Rolls-Royce Control Systems in Birmingham, brought together engineers, developers, and verification experts to explore the pivotal role of FPGA technology in accelerating and de-risking ASIC and SoC development. Against a backdrop of increasing design complexity and shrinking time-to-market pressures, the event made a compelling case for FPGA prototyping as a cornerstone of modern hardware design—transforming ideas into validated systems long before silicon hits the fab.

Throughout the day, leading companies such as Sundance, Chipflow, Exostiv Labs, Cadence, Siemens, and dSpace delivered focused presentations that blended technical insight with real-world application. Talks ranged from Python-based FPGA design flows for industrial systems to advanced hardware-in-the-loop (HiL) setups for electric drives, and from closed-loop verification environments to ultra-high visibility debug platforms. The unifying message was clear: FPGAs are no longer just placeholders—they’re mission-critical platforms for pre-silicon validation and early firmware integration.

One of the standout themes was how FPGA-based systems allow development teams to run actual workloads—firmware, software stacks, real-time sensor feeds—against hardware designs while they’re still in RTL form. This not only shortens feedback cycles but uncovers subtle timing bugs and integration issues that traditional simulation can miss. Presentations by Siemens and Synopsys drove this point home by showcasing their powerful, scalable platforms for cycle-accurate, multi-FPGA system testing—bridging the gap between functional design and real-world operation.

Beyond the talks, attendees had the chance to engage in hands-on demos and tour a working facility, adding a tactile layer to the day’s insights. The event’s mix of technical depth, industry relevance, and practical exposure created a dynamic environment that left participants with a clear takeaway: if you’re serious about time, risk, and silicon success, FPGA prototyping is no longer optional—it’s essential.

EP Ready Hardware Assisted Verification Platforms

Xavier Mathes | Synopsys

The Importance of Deterministic Recompute in ASDAS Development and Testing

James Dickie | ETAS

Cloud, Local and Edge Solutions

Taner Dosluoglu | Weeteq

Enabling Detailed HiL Testing for Electric Drives

Dr. Philip Clarke | DSPACE

A Plea for Visibility in FPGA

Frederic Leens  | Exostiv Lbs

Fast FPGA and IC Prototyping

Robert Taylor  | Chipflow

‘Budget’ Prototyping on FPGA’s

Flemming Christensen  | Sundance

[fusion_tb_comments template_order=”” avatar=”square” headings=”show” hide_on_mobile=”small-visibility,medium-visibility,large-visibility” class=”hideme” id=”” heading_size=”2″ heading_color=”” hue=”” saturation=”” lightness=”” alpha=”” border_size=”” border_color=”” padding=”40″ link_hover_color=”” link_color=”” text_color=”” meta_color=”” margin_top=”” margin_right=”” margin_bottom=”” margin_left=”” animation_type=”” animation_direction=”left” animation_color=”” animation_speed=”0.3″ animation_delay=”0″ animation_offset=”” /]

Related Posts