BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//TechWorks - ECPv6.17.0//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:TechWorks
X-ORIGINAL-URL:https://techworks.org.uk
X-WR-CALDESC:Events for TechWorks
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/London
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20261025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20270328T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20271031T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260714
DTEND;VALUE=DATE:20260715
DTSTAMP:20260630T134527Z
CREATED:20260630T134527Z
LAST-MODIFIED:20260630T134527Z
UID:8207-1783987200-1784073599@techworks.org.uk
SUMMARY:Scaling Compute Connectivity with PCIe and CXL: Chip-to-Chip and Emerging Architectures
DESCRIPTION:
URL:https://www.synopsys.com/webinars/compute-connectivity-pcie-cxl-architectures.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=hpcip&#038;utm_content=compute-connectivity-pcie-cxl-wbr_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/06/NEW-Techworks-site-featured-images-2026-06-30T144021.706.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260625
DTEND;VALUE=DATE:20260626
DTSTAMP:20260608T162551Z
CREATED:20260608T162551Z
LAST-MODIFIED:20260608T162551Z
UID:7860-1782345600-1782431999@techworks.org.uk
SUMMARY:Intel: Pushing EMIB Forward: Design Methodology Insights with Synopsys Tools
DESCRIPTION:
URL:https://www.synopsys.com/webinars/intel-emib-design-advanced-ai-datacenter-solutions.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=intel-emib-t-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events,Webinar
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/06/synopsys-intel-webinar-1200x1200-1.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260624
DTEND;VALUE=DATE:20260625
DTSTAMP:20260617T151456Z
CREATED:20260617T151329Z
LAST-MODIFIED:20260617T151456Z
UID:8046-1782259200-1782345599@techworks.org.uk
SUMMARY:Synopsys Virtual Prototyping Day
DESCRIPTION:
URL:https://www.synopsys.com/events/virtual-prototyping-day.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=ns&#038;utm_content=virtual-prototyping-day-26_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/06/NEW-Techworks-site-featured-images-2026-06-17T160916.597.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260519
DTEND;VALUE=DATE:20260520
DTSTAMP:20260511T140331Z
CREATED:20260511T140331Z
LAST-MODIFIED:20260511T140331Z
UID:7017-1779148800-1779235199@techworks.org.uk
SUMMARY:Intel: From Construction to Signoff: 3DIC Methodology for Disaggregated Designs
DESCRIPTION:
URL:https://www.synopsys.com/webinars/intel-3d-multi-die-design-signoff.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=intel-signoff-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
CATEGORIES:Member Event,past-events
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/05/square-1000px-image-72.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/London:20260512T080000
DTEND;TZID=Europe/London:20260512T170000
DTSTAMP:20260429T110606Z
CREATED:20260429T110507Z
LAST-MODIFIED:20260429T110606Z
UID:6769-1778572800-1778605200@techworks.org.uk
SUMMARY:Intel: Enabling and Evaluating Intel EMIB-T Bridging Design with Synopsys Tools
DESCRIPTION:
URL:https://www.synopsys.com/webinars/intel-emib-t-design-advanced-ai-datacenter-solutions.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=intel-emib-t-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
CATEGORIES:Member Event,past-events,Webinar
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/04/NEW-Techworks-site-featured-images-2026-04-29T115957.084.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260430
DTEND;VALUE=DATE:20260501
DTSTAMP:20260410T152849Z
CREATED:20260408T100947Z
LAST-MODIFIED:20260410T152849Z
UID:6357-1777507200-1777593599@techworks.org.uk
SUMMARY:Synopsys: Powering 3D Multi-Die Designs with RedHawk-SC Electrothermal
DESCRIPTION:
URL:https://www.synopsys.com/webinars/powering-3dic-systems-redhawk-sc-electrothermal.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=redhawk-sc-for-multi-die-designs_link_mul_wbn&#038;tags=Webinars#new_tab
CATEGORIES:Member Event,past-events,Promoted
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/04/NEW-Techworks-site-featured-images-2026-04-08T110634.323.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260430
DTEND;VALUE=DATE:20260501
DTSTAMP:20260410T153442Z
CREATED:20260410T151856Z
LAST-MODIFIED:20260410T153442Z
UID:6384-1777507200-1777593599@techworks.org.uk
SUMMARY:Marvell: Accelerating Interposer Design with Early Signal Integrity Analysis
DESCRIPTION:In this webinar\, Marvell will present how its team accelerates passive interposer routing for advanced 2.5D/3.5D multi die designs by bringing early\, physics based signal integrity feedback into each routing iteration. Rather than relying on repeated\, compute intensive 3D FEM cycles during development\, Marvell uses a Method of Moments (MoM) early SI check available within Synopsys 3DIC Compiler to evaluate routing with real parasitics and simulation data\, fast enough to support rapid iteration and safer exploration of auto routing strategies. Marvell will also share practical correlation takeaways\, where MoM tracks FEM strongly and where additional margin and correlation work may be needed ahead of final signoff.
URL:https://techworks.org.uk/event/marvell-accelerating-interposer-design-with-early-signal-integrity-analysis/
CATEGORIES:Member Event,past-events,Promoted
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/04/NEW-Techworks-site-featured-images-2026-04-10T161735.559.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260429
DTEND;VALUE=DATE:20260430
DTSTAMP:20260413T090240Z
CREATED:20260413T090240Z
LAST-MODIFIED:20260413T090240Z
UID:6389-1777420800-1777507199@techworks.org.uk
SUMMARY:Application-Specific Processors (ASIPs) for Physical AI
DESCRIPTION:
URL:https://www.synopsys.com/webinars/application-specific-processors-asip-physical-ai.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=sip_processor-ip&#038;utm_content=asips-pysical-ai-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
CATEGORIES:Member Event,past-events,Promoted
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/04/NEW-Techworks-site-featured-images-2026-04-13T095807.869.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260209
DTEND;VALUE=DATE:20260210
DTSTAMP:20260127T173023Z
CREATED:20260127T173023Z
LAST-MODIFIED:20260127T173023Z
UID:4975-1770595200-1770681599@techworks.org.uk
SUMMARY:Synopsys: Accelerating Static ESD Simulation for Full-Chip and Multi-Die Designs with Synopsys PathFinder-SC
DESCRIPTION:
URL:https://www.synopsys.com/webinars/static-esd-simulation-multi-die.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=pathfinder-us-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/01/SNPS4349513557-Pathfinder-webinar-v2-1200x1200px.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260205
DTEND;VALUE=DATE:20260206
DTSTAMP:20260120T123447Z
CREATED:20260120T123447Z
LAST-MODIFIED:20260120T123447Z
UID:4715-1770249600-1770335999@techworks.org.uk
SUMMARY:Synopsys: Building Efficient\, Secure\, and Scalable AI Systems with UALink
DESCRIPTION:
URL:https://www.synopsys.com/webinars/efficient-secure-ai-systems-ualink.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=ai&#038;utm_content=secure-ai-systems-ualink-wbnr_link_mul_wbn&#038;tags=Webinars
LOCATION:Webinar
CATEGORIES:Member Event,past-events,TechWorks
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/01/sys0226.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260204
DTEND;VALUE=DATE:20260205
DTSTAMP:20260121T141433Z
CREATED:20260121T141433Z
LAST-MODIFIED:20260121T141433Z
UID:4768-1770163200-1770249599@techworks.org.uk
SUMMARY:Synopsys: Discussing Multi-Die Monitoring\, Embedded Test & Repair Flows with TSMC
DESCRIPTION:
URL:https://www.synopsys.com/webinars/multi-die-test-monitoring-flows.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=mds&#038;utm_content=tsmc-multi-die-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events,TechWorks
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/01/NEW-Techworks-site-featured-images-2026-01-21T140911.676.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260115
DTEND;VALUE=DATE:20260116
DTSTAMP:20260112T173515Z
CREATED:20260112T173421Z
LAST-MODIFIED:20260112T173515Z
UID:4418-1768435200-1768521599@techworks.org.uk
SUMMARY:Synopsys: Demonstrating ParagonX: The Easiest Way to Analyze Parasitic Extraction and Unlock Design Performance
DESCRIPTION:
URL:https://www.synopsys.com/webinars/paragonx-ic-layout-parasitics-analysis.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=ns&#038;utm_content=paragonx-wbnr_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events,TechWorks
ATTACH;FMTTYPE=image/webp:https://techworks.org.uk/wp-content/uploads/2026/01/NEW-Techworks-site-featured-images-2026-01-12T173103.097.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20251118
DTEND;VALUE=DATE:20251119
DTSTAMP:20251103T165736Z
CREATED:20251103T165736Z
LAST-MODIFIED:20251103T165736Z
UID:3553-1763424000-1763510399@techworks.org.uk
SUMMARY:Synopsys: How PCIe Multistream Architecture is enabling AI Connectivity at 64 GT/s and 128 GT/s
DESCRIPTION:
URL:https://www.synopsys.com/webinars/pcie-multistream-ai-connectivity.html?utm_source=techworks&#038;utm_medium=link&#038;utm_campaign=ai_hpc&#038;utm_content=pcie-multistream_link_mul_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events
ATTACH;FMTTYPE=image/jpeg:https://techworks.org.uk/wp-content/uploads/2025/11/multistream-webinar-banner-square.jpeg
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20251015
DTEND;VALUE=DATE:20251016
DTSTAMP:20251010T234050Z
CREATED:20251010T233959Z
LAST-MODIFIED:20251010T234050Z
UID:3354-1760486400-1760572799@techworks.org.uk
SUMMARY:Synopsys: ML-Enhanced TCAD Calibration With 10x Reduction in Time to Results
DESCRIPTION:
URL:https://www.synopsys.com/webinars/ml-tcad-calibration.html?utm_source=techworks&#038;utm_medium=display&#038;utm_campaign=ns&#038;utm_content=tcad-calibration_link_ros_wbn&#038;tags=Webinars#new_tab
LOCATION:Webinar
CATEGORIES:Member Event,past-events,TechWorks
ATTACH;FMTTYPE=image/jpeg:https://techworks.org.uk/wp-content/uploads/2025/10/NEW-Techworks-site-featured-images-83.jpg
END:VEVENT
END:VCALENDAR